ABSTRACT：Improving heat transfer in hybrid nano/microelectronic systems is a challenge, mainly due to the high thermal boundary resistance (TBR) across the interface. Herein, we focus on gallium nitride (GaN)/diamond interface -as a model system with various high power, high temperature, and optoelectronic applications -and perform extensive reverse nonequilibrium molecular dynamics simulations, decoding the interplay between the pillar length, size, shape, hierarchy, density, arrangement, system size, and the interfacial heat transfer mechanisms to substantially reduce TBR in GaN-on-Diamond devices. We found that changing the conventional planar interface to nanoengineered, interlaced architecture with optimal geometry results in >80% reduction in TBR. Moreover, introduction of conformal graphene buffer layer further reduces the TBR by ~33%. Our findings demonstrate that the enhanced generation of intermediate frequency phonons activates the dominant group velocities, resulting in reduced TBR. This work has important implications on experimental studies, opening up a new space for engineering hybrid nano/microelectronics.
Introduction
The constant use of increased power in hybrid nano/microelectronic systems in combination with device miniaturization necessitates improved heat management strategies for good device reliability and performance. In this context, significant challenges exist at the interface of the hybrid systems where a thermal boundary resistance (TBR) acts as a bottleneck for efficient heat transfer. To alleviate this problem, numerous research groups have investigated the interfacial thermal conductance of hybrid structures composed of discrete components or different materials. [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] For instance, thermoreflectance study of the interfacial thermal conductance of Pb/diamond and Bi/diamond revealed a proportional decrease in the interfacial thermal conductance with temperature. 2 The importance and critical role played by interfacial phonons towards thermal conductance at the interface of dissimilar materials was illustrated by studies carried out on TiN/MgO, TiN/Al 2 O 3 heterostructures. 7 The study of temperature dependence of interfacial thermal conductance of Au-SAM and GaAs-SAM junctions proved that the interfacial thermal conductance is highly dependent on the temperature while external pressure did not exhibit any substantial effect. 3, 12 It is reported that the structural strain can modulate the total thermal conductivity in heterostructures of superlattices. 8 Gallium nitride (GaN), which is the focus of this study, is established as the most favorable candidate for various high power, high temperature applications including uninterruptible power supplies, motor drives, solar converters, hybrid automotive, and optoelectronic devices, [13] [14] [15] mainly owing to the low losses, high breakdown voltage, high saturation drain current, and low ON-resistance. [16] [17] However, GaN-based devices suffer from the same TBR issue. Despite the introduction of various substrates such as silicon carbide, silicon, diamond composite substrates, 18- transition (nucleation) region [32] [33] generate a significant barrier (50 m 2 K GW -1 ) for phonon transport.
Recent studies indicated that the lattice mismatch between GaN and the substrate (diamond) did not contribute greatly to the resistance experienced by phonons at interface. 34 However due to the inherent limitation of the interface, including the large phonon mismatch and dull thermal conductivity of the buffer layers, an effective thermal boundary resistance (TBR eff ) is generated at the heterostructure interface which inhibits facile interfacial phonon transfer. Hence, the rate-limiting issue in GaN-on-diamond devices is the inadequate interface engineering and materials constituting the interface. Regardless of several innovative external heat management strategies such as 2D sheets as heat sinks, 24 micro-jet, [35] [36] and micro-channel-liquid, and forced or loop thermosiphon air cooled heat sinks, 35, [37] [38] [39] [40] [41] the interface architecture is virtually unchanged and results in the lowest TBR reported to be ~12 m 2 K GW -1
. 42 The use of state-of-the-art SiNx buffer layer in next-gen high power devices is hampered by the difficulty in reducing its thickness to (sub) nano levels and the meager thermal conductivity of SiNx. To overcome this bottleneck and reduce TBR by an order of magnitude, two key challenges must be addressed: (1) an intimate match in the phonon vibration frequencies 5, 23, 43 at the interface, which is extremely critical in reducing TBR. [44] [45] (2) tuning the interfacial barrier layer and its thickness, which is a well-known problem. For the first challenge, modifying the interface geometry to better confine and match the interfacial phonon vibrational spectra can drastically lower the TBR. 23 Other strategies can be matching thermal expansion coefficients, [46] [47] interfacial bond strengths 5 and lattice mismatch [48] [49] across the interface.
For the second challenge, recent studies report that the use of an atomically thick two dimensional (2D) film at the solid-solid interface 23, 43, 50 could serve as a vibrational bridge and reduce TBR at the interface. The wide variety of 2D materials with diverse band structure ranging from metallic to insulating could be easily tailored for application as a buffer layer. Graphene for example (and other similar promising 2D materials), have a very high thermal conductivity around 5000 W m -1 K -1 , 51 and the band structure can be tailored by controlled oxidation and doping of graphene [52] [53] .
Recent reports suggest the facile growth of graphene on GaN surface 25, 54 and diamond, 6, 55 Alternatively, deposition of diamond on 2D materials such as graphene and boron nitride [56] [57] as well as growth of GaN on graphene substrate 1-2 is already established. Hence, experimental realization of GaN-on-Diamond device with graphene buffer layer seems experimentally realizable. However, besides very few computational studies for graphene enhanced interfaces 4-5 , there is currently no report that suggests replacing the normal SiNx buffer layer with graphene and fabrication of GaN-on-Diamond devices through graphene buffer layer. This is surprising since graphene will likely (i) decrease the thickness of the buffer layer to ideal atomic dimensions, (ii) remove the thermally dull buffer layer at the interface and replace it with a material with ultra-high thermal conductance, and (iii) the quasi fluidic behavior of 2D materials facilitates their use as a buffer layer in the engineered interfaces. Together, these attributes will plausibly result in GaN/diamond devices with dramatically improved interfacial thermal transport and hence enhanced device life.
Herein, we propose a first-of-its-kind nano-engineered interface between the GaN and crystalline diamond, changing the interface geometry from the traditional planar form to an interlaced given the future of GaN-based high power devices based on the success of fabrication of GaN-ondiamond devices with minimum TBR values, our investigation is highly important and timely. We envision that the proposed strategy can not only guide future experimental realization of novel GaN-diamond devices, but can have a broader application for various thermal management applications in multi-layer systems.
Results and discussion
We simulated a series of model configurations and calculated the TBR of the GaN/diamond junction using "reverse nonequilibrium molecular dynamics simulations" (rNEMD) 60 . Heat flux was applied from the middle where GaN was located, and was dissipated to both sides where diamond heats sinks were placed. Critical insight about the thermal properties of the structure can be derived from the temperature gradient. For instance, considering the engineered interface in the lower left corner of Figure 1 , the temperature drops from 1000 K at the center of the heat source (GaN) to 100 K at the end heat sink (diamond). Specially, right across the interface, the temperature drops from 437 K on the GaN side to 156 K on the diamond side. It is worth noting that while the temperature changes drastically around the heat source and heat sink regions, the rest of the structure shows a characteristic slope from which the thermal conductivity of diamond and GaN are calculated.
Diamond has a smaller slope in comparison with GaN, resulting in a thermal conductivity of 62 and 100 nm 63 , a simulating box size of 1000×1000×1000 nm 3 is computationally challenging. Other studies have also reported similar disparity, originating from the small system size, which affects the phonon mean free path, leading to lower thermal conductivities in simulations. 5 Note that the conductivity of the pillars themselves would differ from their bulk phase 64 (due to restricted mean free path). However,
given that the purpose of nanoengineering the interface, is minimizing TBR, the actual thermal conductivity of the pillars per se is not important.
Understanding the mechanism of enhanced heat transfer: Effect of pillar length, size,
shape, hierarchy, density, and order respectively. Furthermore, each series has three configurations, I, II, III, as shown in Figure 2 where the density of nanopillars varies by changing the Interval Ratio, i.e., the ratio of the distance between nanopillars to the width of the nanopillar. (1) Within each series, the engineered interface with high density of pillars (i.e. small Interval Ratio) has the lowest TBR. As will be discussed shortly, the reduced TBR is due to the emergence of intermediate-frequency modes of GaN. It can be inferred that for the GaN/diamond interface, the high density pillars is the preferred configuration, activating the intermediatefrequency modes to the greatest extent, thus decreasing the TBR.
(2) Having an optimum pillar density and interval ratio is essential to obtain reduced TBR as evidenced by the lower TBR obtained in 3×3 grids compared to corresponding 2×2 or 4×4 grids (among series L20-N1O, L20-N2O, L20-N3O, and L20-N4O, the L20-N3O series has the lowest TBR). A closer look among series L20-N2A, L20-N3A, and L20-N4A also suggested analogous observation where L20-N3A possesses lowest TBR value. 
Size-Effect Study
Thus far, we identified the L20-N3O-I interface as the optimal configuration with lowest TBR for a constant system size. To increase practical utility and to give important pointers to the experimental researchers, we increased the model size and calculated their corresponding TBR.
Specifically, beside the current studied system (14.98×7.49×7.49 nm 3 ), we studied two additional systems: 14.98×18.5×18.5 nm 3 and 14.98×32.8×32.8 nm 3 as medium and large systems, respectively. We used the optimum configuration (L20-N3O-I) as the benchmark, and systematically studied the size-effect in two ways. In the first strategy, the model's cross section was enlarged proportionally with corresponding increase in the pillars' cross section, i.e.
increasing every portion of the structure with a constant ratio (the path directed by the dashed yellow line in Figure 5a ). Alternately, the overall size of the model structure was increased but the size of each nanopillar was kept unchanged (the solid blue line in Figure 5a ). We found that ). Although device miniaturization with such small dimensions is currently beyond the reach of experimental techniques, our results provide fundamental insights and guidelines on performance trends, that is 1) overall a high density pillar system is preferred over large-size pillars, and 2) there is an optimal combination between the pillar size, interval distance, and the device size to attain minimum TBR. 
Introduction of graphene buffer layer: mono-versus multi-layer
The effect of replacing the conventional SiNx buffer layer with atomically thick 2D layers was explored by taking graphene as the model system. While graphene was selected due to its high tunability of bandgap via oxidation and doping, it should be noted that other 2D systems such as BN with its typical insulating character and high thermal conductivity is also a fascinating candidate. To study the influence of graphene on the interfacial thermal transport, we fitted mono-and few-layer graphene at the GaN/diamond planar and nanopillared interfaces ( Figure   5b ). Although the thermal conductivity of graphene nanoribbons was discovered to be sizedependent 67 , the size-effect of graphene was not examined here as it's hard to achieve. And as will be discussed later, the thermal conductivity of graphene itself is not a key factor. We that is N1O-I as shown in Figure 2 (this still has a lower TBR than the planar interface).
Compared to the engineered interface without graphene layers (N1O-I), introducing a monolayer graphene decreases TBR by 32.92% while addition of tri-layer graphene increases TBR by 38.03% (Supporting Information 2). While this trend is similar to that in the planar interfaces described earlier, interestingly, the introduction of mono-and few-layer graphene plays a more constructive role in nanopillared interfaces, i.e. the reduction of TBR is amplified by a monolayer graphene to ~33% (vs 17%) and its increase is curbed to ~38% (vs ~191%) by few-layer graphene. Together, these effects indicate that the combination of nanopillared interface and graphene buffer layer (ideally a mono-layer) can result in GaN-on-Diamond devices with enhanced interfacial thermal properties. These findings and strategies can provide important guidelines for experiments such as nanolithography. With such a significant reduction of TBR value, improved performance would be obtained for nano/microelectronic systems like phasechange memory devices 68 and field-effect transistors [69] [70] [71] , since a decreased TBR value would increase the breakdown voltage 70 or decrease the maximum temperature 69 for GaN based devices to a great extent.
Lastly, in view of the high temperature conditions in the fabrication processes, we evaluated the thermal stability of our hybrid model by monitoring the structural integrality under a high temperature condition. First, the diamond-graphene-GaN hybrid structure was energy minimized to equilibrium. Second, the diamond region was heated up in the canonical ensemble (NVT) to 1400 o C (the operating temperature for diamond deposition). Next, the graphene and GaN were monitored in the microcanonical ensemble (NVE) for structural stability. We found that when exposed to 1400 o C, the structures of graphene and GaN remained intact and stable, pointing to the stability of the hybrid structure and the potential for practical realization. Finally, we probed the influence of a two-step hierarchically nanostructured interface on the TBR of heterostructures.
This detailed study resulted in counterintuitive observations and revealed that the hierarchical interface has detrimental effects on TBR of GaN-on-Diamond system. It is our understanding that in addition to the factors investigated in this study, the thermal transport in the hierarchical interface is more intricate and is governed by other factors, which necessitates an in-depth study in the future.
Conclusion
In conclusion, this study presented a series of extensive molecular simulations and multiple novel strategies to explore various interlaced interfaces for decreasing the TBR of GaN-onDiamond devices. Among the 48 distinct interlaced interfaces explored, we found that the optimum interface configuration is the one with prismatic (as opposed to circular) nanopillars placed in an ordered arrangement of a 3×3 grid (L20-N3O-I), leading to a 34.4% decrease in TBR compared to the planar interface. Further reduction in TBR was shown by our size-effect study where we found that there is an optimum ratio between the device size, interval ratio, and feature dimensions, enabling > 80% reduced TBR compared to the planar interface. Furthermore, yz plane due to the diverse lattice constants of diamond and GaN were 0.9 Å (5%), 0.87 Å (5%), and 0.86 Å (5%), for the small-sized, medium-sized, and large-sized models, respectively. The relatively low mismatch in all of the three size models leads to creation of stable models (when the two materials are merged to form the superstructure). To engineer the interlaced interfaces, the length of the nanopillar was varied from 20 to 30 Å, and the number of nanopillars ranged from 1 to more than 4×4. In this work, we performed 56 MD simulations in total including 48 simulations illustrated in Figure 3 , 4 simulations for size-effect studies (two simulations per each of small-sized and large-sized models), and 4 simulations incorporating graphene layers ( Figure   S1 ). 4.2 Molecular dynamics simulation. We employed the "reverse nonequilibrium molecular dynamics simulations" (rNEMD) 60 to obtain the TBR of the C-GaN junction. rNEMD is based on Muller-Plathe algorithm which applies a heat flux to the system so that a consequent temperature gradient could be computed. The rNEMD was carried out using LAMMPS package 72 . An integration time step of 0.05 femtosecond was maintained in all simulation to side-step the instability of small pillars and ascertain a stable temperature gradient response. This very small time-step was necessary for equilibrating the complicated interlaced configurations.
To describe the interactions among C, Ga, and N atoms, a 3-body Tersoff potential was used (Supporting Information 3), which is shown to be highly successful in such hybrid systems 23 .
Adaptive Intermolecular Reactive Empirical Bond Order (AIREBO) Potential 73 is adopted for the graphene structure. The mixed interaction between graphene carbon atoms and GaN is defined via the hybrid command combining AIRBO and our 3-body Tersoff potential. 23 Periodic boundary condition was applied in all directions. When graphene layers are introduced into the small-sized models, the cross section of the graphene layer is cut as 7.49×7.49 nm 2 to match the boundary of the original planar interface.
A typical simulation involved three stages. The first stage was to relax the structure in the canonical ensemble (NVT) for 0.1 nanosecond at 300 K. In the second stage, the structure in the microcanonical ensemble (NVE) underwent relaxation for 0.2 nanosecond. After 0.1 nanosecond, the structure displayed a stable temperature and the total energy converged well. The structure was in equilibrium at the end of stage 2. Finally, the third stage imposed a heat flux into the structure by putting a heat source at the center and two heat sinks at both sides of the structure along the x direction (perpendicular to the GaN/diamond interface). In accord with the GaN-onDiamond high power devices, where the heat accumulation happens at the GaN, the simulation introduced the heat source in the GaN, while diamond accommodated the heat sink to dissipate the energy propagated from GaN. Along the x direction, the structure was divided into 50 slices.
Among different slices, kinetic energy was exchanged using Muller-Plathe algorithm 74 , creating a heat flux through the structure. A constant heat flux of ~5000 MW/m 2 was applied in all the models for 0.2 nanosecond to obtain a stable temperature gradient between diamond and GaN.
Heat flux J divided by temperature drop ΔT leads to the interfacial thermal conductance G: 72, 75 (1) 
The heat flux and temperature gradient were recorded in the output by averaging values every few timesteps over longer timescales. Parameters chosen in our study were: Nfreq =100,000
(calculating averages every 100,000 timesteps); Nrepeat =1000 (1000 input values used for calculating averages); Nevery =100 (using input values every 100 timesteps).
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